Welcome![Sign In][Sign Up]
Location:
Search - verilog hdl code

Search list

[VHDL-FPGA-Verilog8dma_bridge

Description: 基于Verilog hdl 的DMA控制代码-Verilog hdl-based control of the DMA code
Platform: | Size: 33792 | Author: wxd | Hits:

[VHDL-FPGA-VerilogVerilog

Description: 这是VERILOG HDL的比较常用器件的源代码,包括寄存器、移位器-This is a comparison of VERILOG HDL source code commonly used devices, including registers, shifter, etc.
Platform: | Size: 113664 | Author: 张军政 | Hits:

[File Formati2c_verilog

Description: verilog i2c 控制源代码,包括读写控制-verilog i2c source code control
Platform: | Size: 3072 | Author: 付工 | Hits:

[VHDL-FPGA-Verilogsim

Description: 通用的循环码编码器和(7,4)循环码译码器。采用VERILOG HDL编写,通过硬件验证。需使用modelsim 5.6仿真-Common cyclic code encoder and (7,4) cyclic code decoder. VERILOG HDL preparation used by the hardware verification. Need to use simulation modelsim 5.6
Platform: | Size: 33792 | Author: 来来 | Hits:

[SCMpwm

Description: pwm的占空比和死区时间可调的Verilog HDL程序设计和测试-duty cycle of pwm and adjustable dead time of the Verilog HDL design and testing procedures
Platform: | Size: 1024 | Author: chenhaoran | Hits:

[Embeded-SCM Developverilog_FPGA_DDC

Description: 这是一个用verilog HDL实现的实现数字下变频的源代码。-This is a verilog HDL used to achieve the realization of digital down conversion of the source code.
Platform: | Size: 2790400 | Author: 王坤 | Hits:

[VHDL-FPGA-Verilogreport-hex-keypad-debouncer

Description: Quartus Verilog HDL, complete document, having schematics, flowcharts, and Verilog codes for various modules for implementing a hex-keypad, including the important code of DEBOUNCER
Platform: | Size: 797696 | Author: ak | Hits:

[VHDL-FPGA-Verilogmotor_PWM_Verilog

Description: 直流电机的verilog hdl 代码,适合初学者参考-DC motor verilog hdl code, suitable for beginners reference
Platform: | Size: 5030912 | Author: 黄涛 | Hits:

[VHDL-FPGA-VerilogFpgaDesignOfWirelessCommunicationsCodeExamples

Description: 无线通信fpga设计代码实例,包括MATLAB和Verilog HDL 语言实例,供大家学习和研究-Fpga design of wireless communications, code examples, including examples of MATLAB and Verilog HDL language, for them to learn and study
Platform: | Size: 206848 | Author: steven | Hits:

[VHDL-FPGA-VerilogHDB3

Description: 用verilog HDL语言,通过一个4位移位寄存器实现一个信号转化为HDB3码并进行测试 -Using verilog HDL language, through a 4-bit shift register realization of a signal into HDB3 code and test
Platform: | Size: 1024 | Author: | Hits:

[DSP programsource

Description: verilog hdl 的代码例子 非常全了-verilog hdl code examples are all of the
Platform: | Size: 158720 | Author: superman | Hits:

[VHDL-FPGA-Verilogviterbidecoder

Description: viterbi译码器的Verilog实现,(3,1,7)零尾卷积码-viterbi decoder implementation by verilog HDL (3,1,7)zero tail conventional code
Platform: | Size: 5120 | Author: zhouli | Hits:

[VHDL-FPGA-VerilogMovingAverageFilter

Description: This zip file contains the moving average filter code written in verilog HDL
Platform: | Size: 1147904 | Author: Jagan | Hits:

[VHDL-FPGA-Verilogfreq

Description: a verilog hdl code that contains script for dividing frequencies in ACEX1K Altera FPGA Board.
Platform: | Size: 29696 | Author: z | Hits:

[VHDL-FPGA-Verilogshiftrot

Description: A verilog hdl code for rotational shift register
Platform: | Size: 36864 | Author: z | Hits:

[VHDL-FPGA-VerilogyiweiDCTbianhuan

Description: 一维DCT变换的Verilog HDL源程序,在ISE中已经通过编译,可以参考里面的文档。-One-dimensional DCT transform Verilog HDL source code, in the ISE has been through the compilation, you can refer to inside the document.
Platform: | Size: 421888 | Author: 匡匡 | Hits:

[source in ebookChapter1-5

Description: 第一章到第五章的代码 本书通过100多个模块实例,详细地讲解了Verilog HDL程序设计语言,全书共分13章,内容涉及VerilogHDL语言基本概念、建模、同步设计、异步设计、功能验证等,实例包括各种加法器/计数器、乘法器/除法器、编码器/译码器、状态机、SPIMaster Controller、I2C Master controller、CAN ProtocolController、Memory模块、JPEG图像压缩模块、加密模块、ATA控制器、8位RISC-CPU等及各个实例模块相应的Testbench,所举实例具有很强的实用性和代表性,每个实例均给出了介绍、功能分析、程序代码和结果演示。-Chapter to Chapter V of the code in this book through more than 100 module instance, explain in detail the Verilog HDL programming language, the book is divided into 13 chapters, covering basic concepts VerilogHDL languages, modeling, synchronous design, asynchronous design, function authentication, etc. Examples include a variety of adder/counter, multiplier/divider, encoders/decoders, state machines, SPIMaster Controller, I2C Master controller, CAN ProtocolController, Memory modules, JPEG image compression module, encryption module, ATA controller, 8-bit RISC-CPU, etc. and the various instances of the corresponding module Testbench, The examples are highly practical and representation, each instance of it all gives the introduction, functional analysis, program code and results presentation.
Platform: | Size: 1580032 | Author: xiao | Hits:

[VHDL-FPGA-VerilogChapter6-9

Description: 第六章到第九章的代码 本书通过100多个模块实例,详细地讲解了Verilog HDL程序设计语言,全书共分13章,内容涉及VerilogHDL语言基本概念、建模、同步设计、异步设计、功能验证等,实例包括各种加法器/计数器、乘法器/除法器、编码器/译码器、状态机、SPIMaster Controller、I2C Master controller、CAN ProtocolController、Memory模块、JPEG图像压缩模块、加密模块、ATA控制器、8位RISC-CPU等及各个实例模块相应的Testbench,所举实例具有很强的实用性和代表性,每个实例均给出了介绍、功能分析、程序代码和结果演示。-Chapter VI to Chapter IX of the code in this book through more than 100 module instance, explain in detail the Verilog HDL programming language, the book is divided into 13 chapters, covering basic concepts VerilogHDL languages, modeling, synchronous design, asynchronous design, functional verification, etc. Examples include a variety of adder/counter, multiplier/divider, encoders/decoders, state machines, SPIMaster Controller, I2C Master controller, CAN ProtocolController, Memory modules, JPEG image compression module, encryption module, ATA controller, 8-bit RISC-CPU, etc. and the various instances of the corresponding module Testbench, The examples are highly practical and representation, each instance of it all gives the introduction, functional analysis, program code and results presentation.
Platform: | Size: 6281216 | Author: xiao | Hits:

[VHDL-FPGA-VerilogChapter10

Description: 第十章的代码。 本书通过100多个模块实例,详细地讲解了Verilog HDL程序设计语言,全书共分13章,内容涉及VerilogHDL语言基本概念、建模、同步设计、异步设计、功能验证等,实例包括各种加法器/计数器、乘法器/除法器、编码器/译码器、状态机、SPIMaster Controller、I2C Master controller、CAN ProtocolController、Memory模块、JPEG图像压缩模块、加密模块、ATA控制器、8位RISC-CPU等及各个实例模块相应的Testbench,所举实例具有很强的实用性和代表性,每个实例均给出了介绍、功能分析、程序代码和结果演示-Chapter X code. This book by more than 100 module instance, explain in detail the Verilog HDL programming language, the book is divided into 13 chapters, covering basic concepts VerilogHDL languages, modeling, synchronous design, asynchronous design, functional verification, etc. Examples include a variety of additions device/counters, multipliers/dividers, encoders/decoders, state machines, SPIMaster Controller, I2C Master controller, CAN ProtocolController, Memory modules, JPEG image compression module, encryption module, ATA controller, 8-bit RISC-CPU etc. and the various instances of the corresponding module Testbench, The examples are highly practical and representation, each instance of it all gives the introduction, functional analysis, program code and the results demonstrate
Platform: | Size: 6872064 | Author: xiao | Hits:

[VHDL-FPGA-VerilogChapter11-13

Description: 第十一章到第十三章的代码 本书通过100多个模块实例,详细地讲解了Verilog HDL程序设计语言,全书共分13章,内容涉及VerilogHDL语言基本概念、建模、同步设计、异步设计、功能验证等,实例包括各种加法器/计数器、乘法器/除法器、编码器/译码器、状态机、SPIMaster Controller、I2C Master controller、CAN ProtocolController、Memory模块、JPEG图像压缩模块、加密模块、ATA控制器、8位RISC-CPU等及各个实例模块相应的Testbench,所举实例具有很强的实用性和代表性,每个实例均给出了介绍、功能分析、程序代码和结果演示。-Chapter XI to the 13th chapter of the code in this book through more than 100 module instance, explain in detail the Verilog HDL programming language, the book is divided into 13 chapters, covering basic concepts VerilogHDL languages, modeling, synchronous design, asynchronous design, functional verification, etc. Examples include a variety of adder/counter, multiplier/divider, encoders/decoders, state machines, SPIMaster Controller, I2C Master controller, CAN ProtocolController, Memory modules, JPEG image compression module, encryption module, ATA controller, 8-bit RISC-CPU, etc. and the various instances of the corresponding module Testbench, The examples are highly practical and representation, each instance of it all gives the introduction, functional analysis, program code and results presentation.
Platform: | Size: 5088256 | Author: xiao | Hits:
« 1 2 ... 4 5 6 7 8 910 11 12 13 14 ... 27 »

CodeBus www.codebus.net